Cisco/Marvell/EZchip Business Term Agreement
Exhibit 4.9
Cisco/Marvell/EZchip Business Term Agreement
The purpose of this Business Agreement (“Agreement”) is to agree on key business terms between Cisco Systems, Inc., a California corporation, having principal offices at 000 Xxxx Xxxxxx Xxxxx, Xxx Xxxx, Xxxxxxxxxx 00000-0000 (“Cisco”), Marvell International Ltd., a Bermuda corporation, with offices at Xxxxxx Xxxxx, 00x Xxxxx Xxxxxx, Xxxxxxxx, XX 00, Marvell Semiconductor Israel Ltd., an Israeli corporation, with offices at 0 Xxxxxx Xxxxxx, Xxxxxx HaCarmel Industrial Park, Yokneam, Israel 20692 (Marvell International Ltd. And Marvell Semiconductor Israel Ltd. are collectively referred to as “Marvell”) and EZchip Technologies Ltd., an Israeli corporation, having principal offices at 0 Xxxxxxx Xxxxxx, Xxxxxxx 00000, Xxxxxx (“EZchip”) to meet Cisco’s technical and business requirements for the metro Ethernet solutions for MEMRBU and other application programs across Cisco.
The key terms are around
|
1.
|
Marvell and EZchip Technology Agreement
|
|
2.
|
Exclusivity
|
|
3.
|
Software quote
|
|
4.
|
Pricing
|
|
5.
|
Schedule and Milestone
|
Marvell and EZchip Technology Agreement
Marvell and EZchip represent and warrant that Marvell and EZchip have entered into a Technology Development, License and Manufacturing Agreement (“Technology Agreement”) which includes support obligations by EZchip, protection of confidential information, intellectual property license from EZchip and intellectual property (IP) Escrow provisions, which Marvell represents are sufficient for Marvell to fulfill its obligations to Cisco with respect to manufacture and sale by Marvell of the network processor described in this Agreement (excluding the Schedule and Milestone Section below). Marvell acknowledges that it shall enter into appropriate support arrangements with EZchip, and will possess sufficient rights to EZchip’s intellectual property, needed by Marvell to fulfill its obligations to Cisco with respect to manufacture, sale and support of network processors described herein for the duration of time set forth in the [*] Agreement executed by Cisco and Marvell Technology Group Ltd. (an affiliate of Marvell) dated [*]. In addition, Marvell shall have the requisite EZchip IP and materials relating to such network processors placed in escrow by EZchip for release to Marvell to allow Marvell to manufacture and sell the network processors to Cisco as required under the terms of the [*]. Marvell shall license EZchip IP and combine it with Marvell IP to develop the NP3C for Cisco.
List of intellectual property licensed by Marvell from EZchip for the purposes of developing the network processor described in this Agreement:
|
(i)
|
Network processor technology
|
|
(ii)
|
Traffic management technology
|
|
(iii)
|
The EZchip Intellectual Property Listed on Exhibit B
|
Marvell shall ensure that EZchip’s intellectual property and manufacturing information needed by Marvell to manufacture and sell to Cisco the network processor described in this Agreement are placed in escrow. Further, Marvell acknowledges that Marvell has access to EZchip’s intellectual property required for Marvell to manufacture and support the network processors described in this Agreement and provide cost reduction for such network processors during the period of time specified in the[*]. EZchip aggress to work with Marvell in good faith to meet Cisco’s requirements for cost reduction for the network processors described in this Agreement.
* This portion of the Agreement has been omitted pursuant to a Request for Confidential Treatment under Rule 24b-2 of the Securities Exchange Act of 1934. The complete Agreement, including the portions for which confidential treatment has been requested, has been filed separately with the Securities and Exchange Commission.
EZchip acknowledges that Marvell shall own the mask set for the NP3C network processor (excluding any Cisco and EZchip intellectual property incorporated herein). Marvell will be responsible for manufacturing, qualification and selling of the network processors described in this Agreement to Cisco, at Cisco’s election.
Exclusivity:
[*]
Exclusivity period:
[*]
Software:
[*]
Software Support:
|
·
|
Training
|
|
–
|
To be provided as requested and agreed upon by the parties.
|
|
·
|
Support
|
|
–
|
On-site dedicated EZchip microcode engineer for 3 months.
|
|
–
|
On-site EZchip SW driver engineer for 1 month.
|
|
–
|
On-site EZchip and Xxxxxxx XX engineer(s) for HW bring-up.
|
|
–
|
On-going local Marvell and EZchip FAE support with EZchip Support team as back-up.
|
|
·
|
Sample code made available by EZchip, which is well documented and includes the following applications:
|
|
–
|
L2 switch, IPv4 & IPv6 router, VPLS.
|
|
–
|
New metro application in progress, available in August 2006.
|
Pricing:
[*]
Schedule and Milestone:
Milestone
|
Date
|
Comment
|
Specification Closure and Kickoff
|
[*]
|
|
uArch spec closed
|
[*]
|
|
Floor Plan Start
|
[*]
|
Initial netlist for floor planning, layout view of all IP (Memory SerDes, PLL)
|
* This portion of the Agreement has been omitted pursuant to a Request for Confidential Treatment under Rule 24b-2 of the Securities Exchange Act of 1934. The complete Agreement, including the portions for which confidential treatment has been requested, has been filed separately with the Securities and Exchange Commission.
2
Milestone
|
Date | Comment |
First Netlist
|
[*]
|
90% netlist, Ops stack on timing, 80% logic verification
|
Final Netlist
|
[*]
|
100% netlist ready, 99% verification, +12% slack on timing
|
ECO Round Complete
|
[*]
|
|
T/O
|
[*]
|
|
Samples at Marvell
|
[*]
|
Internal Samples. +1 WW to Cisco
|
Open Action Items:
|
1.
|
Cisco/Marvell/EZchip to conclude a Software licensing agreement.
|
|
2.
|
Cisco/Marvell/EZchip need to agree on business agreement of NP4c & future generation exclusivity features.
|
|
3.
|
Cisco and Marvell to conclude a SOW for the development of NP3C.
|
|
4.
|
Cisco and Marvell to conclude an addendum to the [*] for the purchase of Cisco of NP3C.
|
Limitation of Liability
NOTWITHSTANDING ANYTHING TO THE CONTRARY IN THIS AGREEMENT, EXCEPT FOR I) BREACH OF CONFIDENTIALITY OBLIGATIONS HEREUNDER OR II) BREACH OF THE EXCLUSIVITY OBLIGATIONS IN THIS AGREEMENT BY MARVELL OR EZCHIP, UNDER NO CIRCUMSTANCES WILL A PARTY, ITS EMPLOYEES, OFFICERS OR DIRECTORS, AGENTS, SUCCESSORS OR ASSIGNS BE LIABLE TO THE OTHER PARTIES UNDER ANY CONTRACT, STRICT LIABILITY, TORT (INCLUDING NEGLIGENCE) OR OTHER LEGAL OR EQUITABLE THEORY, FOR ANY SPECIAL, INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES OR COSTS, INCLUDING, WITHOUT LIMITATION, LOST PROFITS, ARISING OUT OF, OR RELATING IN ANY WAY TO, THE SUBJECT MATTER OF THIS AGREEMENT, REGARDLESS OF WHETHER A PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, THIS SECTION DOES NOT LIMIT A PARTY’S LIABILITY FOR BODILY INJURY (INCLUDING DEATH), OR PHYSICAL DAMAGE TO TANGIBLE PROPERTY. EXCEPT FOR I) BREACH OF CONFIDENTIALITY OBLIGATIONS HEREUNDER; II) BREACH OF THE EXCLUSIVITY OBLIGATIONS IN THIS AGREEMENT BY MARVELL OR EZCHIP; OR III) BREACH BY MARVELL OR EZCHIP OF THE PROVISIONS OUTLINED IN THE MARVELL AND EZCHIP TECHNOLOGY AGREEMENT SECTION ABOVE, UNDER NO CIRCUMSTANCES WILL A PARTY’S LIABILITY FOR DAMAGES HEREUNDER EXCEED A [*].
Confidentiality
The parties have executed a non disclosure agreement dated Feb 2, 2006 (“NDA”). To the extent that the term stated in the NDA terminates prior to the termination of this Agreement, the parties agree that the term of the NDA shall be automatically extended to the term of this Agreement. In addition, notwithstanding any limitations in the NDA, the NDA shall apply to all Confidential Information disclosed in connection with this Agreement, and the purpose of such disclosures shall include the purposes of this Agreement. The parties agree that the contents of this Agreement are Confidential Information within the meaning of that term in the NDA, and that neither will disclose to any third party the existence, intent or terms of this Agreement or the occurrence, content or other information about any discussions, or negotiations which have occurred or will occur except in accordance with the NDA.
* This portion of the Agreement has been omitted pursuant to a Request for Confidential Treatment under Rule 24b-2 of the Securities Exchange Act of 1934. The complete Agreement, including the portions for which confidential treatment has been requested, has been filed separately with the Securities and Exchange Commission.
3
General Terms
Neither party grants any right in or authorizes use of its intellectual property or other proprietary property including without limitation any patent, copyright, trademarks, or trade secrets. This Agreement is made in and shall be governed by the laws of the State of California, without regards to the conflicts of laws provisions thereof and without regard to the United Nations Convention on the International Sale of Goods. The exclusive jurisdiction and venue for any action with respect to this Agreement shall be the state and U.S. federal courts having within their jurisdiction the location of Cisco’s principal place of business, and each of the parties hereto submits itself to the exclusive jurisdiction and venue of such courts for the purpose of such action. The failure by a party to exercise any rights hereunder shall not operate as a waiver of such party’s right or any other right in the future. This Agreement and all exhibits and attachments hereto constitute the entire agreement between the parties concerning the subject matter hereof.
CISCO SYSTEMS, INC.
|
Marvell International Ltd.
|
||||
By
|
/s/ Xxxxxx Xxxxxx
|
By
|
/s/ Xxxxx Xxxxxxxx
|
||
Name
|
Xxxxxx Xxxxxx
|
Name
|
Xxxxx Xxxxxxxx
|
||
Title
|
Director, Manufacturing
|
Title
|
General Manager
|
||
Date
|
November 15, 2006
|
Date
|
October 3, 2006
|
EZchip Technologies Ltd.
|
||
By
|
Xxx Xxxxxxxx
|
|
Name
|
/s/ Xxx Xxxxxxxx
|
|
Title
|
CEO
|
|
Date
|
October 25, 2006
|
Marvell Semiconductor Israel Ltd.
|
||
By
|
/s/ [Authorized Representative]
|
|
Name
|
||
Title
|
||
Date
|
October 15, 2006
|
4
Exhibit A
[*]
5
Exhibit B
List of EZchip IP
NP-3c Features
|
·
|
Single chip, programmable, 10-Gigabit full-duplex (20-Gigabit simplex) wire-speed network processor
|
|
·
|
Line card, services card and pizza box applications
|
|
·
|
Full-duplex and simplex modes of operation
|
|
·
|
Flexible processing with programmable packet parsing, classifying, modifying and forwarding
|
|
·
|
Ingress and egress traffic management with hierarchical scheduling
|
|
·
|
Embedded search engines eliminating the need for external search co-processors
|
|
·
|
On-chip OAM protocol processing offload
|
|
·
|
[*]
|
|
·
|
PCI-Express external host interface
|
Embedded search engines
|
·
|
Table entries stored in DRAM; no CAM or SRAM necessary
|
|
·
|
Multiple routing, classification and policy lookup tables with millions of entries per table
|
|
·
|
Flexible keys and results (associated information) programmed per table
|
|
·
|
[*]
|
Content-aware stateful classifying and processing
|
·
|
Off-loading control tasks from the control CPU
|
|
·
|
Access to all 7 layers for classify and modify
|
|
·
|
Maintain state of millions of sessions simultaneously
|
|
·
|
On-chip state updates and learning of millions of sessions per second
|
Programming
|
·
|
Large code space memory for multiple and complex applications
|
|
·
|
[*]
|
|
·
|
Hitless application upgrades
|
|
·
|
Single-image programming model with no parallel programming or multi-threading
|
|
·
|
Automatic ordering of frames
|
|
·
|
Automatic allocation of frame to processing engines (TOPs)
|
|
·
|
[*]
|
Integrated Traffic Management
|
·
|
[*]
|
|
·
|
User-defined system configuration modes, i.e. user-defined ingress or egress functionality for each traffic manager
|
|
·
|
[*]
|
|
·
|
LAG shaping
|
|
·
|
Work conserving and non-work conserving schedulers
|
|
·
|
Frame size from 1 byte to 16KB
|
|
·
|
Up to 1 Gbyte total frame memory
|
|
·
|
[*]
|
6
|
·
|
Policing: Per-flow metering, marking and policing for millions of flows
|
|
·
|
Enhanced IFG emulation with packet- and cell-based interfaces configurable per user
|
|
·
|
Configurable WRED profiles
|
|
·
|
Per flow per color WRED statistics
|
|
·
|
Packet based accounting WRED configurable in each level
|
|
·
|
Shaping: Single and Dual leaky bucket controlling committed/peak rate/bursts (CIR, CIB, PIR, PIB) with IFG emulation for accurate rate control
|
|
·
|
[*]
|
|
·
|
Scheduling: WFQ and priority scheduling at each hierarchy level
|
|
·
|
Hardware flow control per port
|
|
·
|
[*]
|
Operations and Management Offload
|
·
|
KeepAlive frame generation for precise and accurate session maintenance operations
|
|
·
|
KeepAlive watchdog timers for fastest detection time
|
Statistics and Counters
|
·
|
[*]
|
|
·
|
Per-flow statistics for programmable events, traffic metering, policing and queuing
|
|
·
|
[*]
|
|
·
|
Programmable threshold settings and threshold exceeded notification
|
|
·
|
Dynamic allocation and auto association between counters and flows. Counters are automatically recycled when a flow is aged or deleted.
|
|
·
|
[*]
|
|
·
|
Auto implementation of token bucket per flow (srTCM or trTCM or MEF5):
|
|
·
|
Hardware implementation of token bucket calculations and coloring (i.e. green, yellow, red)
|
7