Hardware Control Pins Sample Clauses

Hardware Control Pins. The CFP8 Module supports real-time control functions via hardware pins, listed in Table 2-1. Specifications of the CFP8 hardware control pins are given in Ref. [1], with the changes listed below. Pin # Symbol Description I/O Logic “H” “L” Pull-up /down 96 TX_DIS (PRG_CNTL1) Transmitter Disable (Optionally configurable as Programmable Control after Reset1) I 3.3V LVCMOS Disable2 Enable2 Pull – Up3 94 MOD_LOPWR Module Low Power Mode I 3.3V LVCMOS Low Power Enable Pull – Up3 88 MOD_RSTn Module Reset, Active Low (invert) I 3.3V LVCMOS Enable Reset Pull – Down4 1 When Programmable Control is configured, MSA Default is TX_DIS. 2 Per CFP MSA Management Interface Specification [4] when PRG_CNTL1 is configured for this pin.
Sample 1Sample 2Sample 3See All (13)
AutoNDA by SimpleDocs
Hardware Control Pins. The CFP2 Module supports real-time control functions via hardware pins, listed in Table 2-1. Specifications of the CFP2 hardware control pins are given in Ref. [1], with the following changes listed below. Table 2-1: Control Pins Pin # Symbol Description I/O Logic “H” “L” Pull-up /down Programmable Control 1 17 PRG_CNTL1 MSA Default: TRXIC_RSTn, TX & RX ICs reset, I 3.3V LVCMOS Pull – Up2 "0": reset, "1"or NC: enabled per CFP MSA MIS Ref. [7] 18 PRG_CNTL2 Programmable Control 2 MSA Default: Hardware Interlock LSB I 3.3V LVCMOS Pull – Up2 19 PRG_CNTL3 Programmable Control 3 MSA Default: Hardware Interlock MSB I 3.3V LVCMOS Pull – Up2 24 TX_DIS Transmitter Disable I 3.3V LVCMOS Disable Enable Pull – Up2 26 MOD_LOPWR Module Low Power Mode I 3.3V LVCMOS Low Power Enable Pull – Up2 28 MOD_RSTn Module Reset, Active Low (invert) I 3.3V LVCMOS Enable Reset Pull – Down3 2Pull-Up resistor (4.7 kOhm to 10 kOhm) is located within the CFP2 module 3Pull-Down resistor (4.7 kOhm to 10 kOhm) is located within the CFP2 module
Sample 1Sample 2Sample 3See All (10)
Hardware Control Pins. The CFP Module supports real-time control functions via hardware pins, listed in Table 2-1: Control Pins.
Sample 1Sample 2Sample 3See All (7)
Hardware Control Pins. ‌ Table 1-1: Control Pins‌
Sample 1Sample 2Sample 3See All (5)
Hardware Control Pins. Functional Description‌
Sample 1Sample 2
Hardware Control Pins. FUNCTIONAL DESCRIPTION‌
Sample 1
Hardware Control Pins. Functional Description Per specifications given in CFP MSA Hardware Specification, Revision 1.4, June 7, 2010 [1] except as noted below.
Sample 1
AutoNDA by SimpleDocs
Hardware Control Pins non-MDIO The CFP Module supports alarm, control and monitor functions via hardware pins and via an MDIO bus. Upon module initialization, these functions are available. The CFP uses pins in the electrical connector for control signals, listed in Table 2-1: Control Pins.
Sample 1
Hardware Control Pins. ‌ 9 The CFP8 Module supports real-time control functions via hardware pins, listed in Table 2-1. 10 Specifications of the CFP8 hardware control pins are given in Ref. [1], with the changes listed below. 11 Table 2- 1: Hardw are Control Pins Pin # Symbol Description I/O Logic “H” “L” Pull-up /down 96 TX_DIS (PRG_CNTL1) Transmitter Disable (Optionally configurable as Programmable Control after Reset1) I 3.3V LVCMOS Disable2 Enable2 Pull – Up3 94 MOD_LOPWR Module Low Power Mode I 3.3V LVCMOS Low Power Enable Pull – Up3 88 MOD_RSTn Module Reset, Active Low (invert) I 3.3V LVCMOS Enable Reset Pull – Down4 12 1 When Programmable Control is configured, MSA Default is TX_DIS. 13 2 Per CFP MSA Management Interface Specification [4] when PRG_CNTL1 is configured for this pin. 14 3 Pull-Up resistor (4.7 kOhm to 10 kOhm) is located within the CFP8 module 15 4 Pull-Down resistor (4.7 kOhm to 10 kOhm) is located within the CFP8 module 16
Sample 1

Related to Hardware Control Pins

  • Workstation/Laptop encryption All workstations and laptops that process and/or store DHCS PHI or PI must be encrypted using a FIPS 140-2 certified algorithm which is 128bit or higher, such as Advanced Encryption Standard (AES). The encryption solution must be full disk unless approved by the DHCS Information Security Office.

  • Interface A defined set of transmission facilities that separate Load Zones and that separate the NYCA from adjacent Control Areas. Investor-Owned Transmission Owners. A Transmission Owner that is owned by private investors. At the present time these include: Central Xxxxxx Gas & Electric Corporation, Consolidated Edison Company of New York, Inc., New York State Electric & Gas Corporation, Niagara Mohawk Power Corporation, Orange and Rockland Utilities, Inc., and Rochester Gas and Electric Corporation.

  • PERFORMANCE MANAGEMENT SYSTEM 5.1 The Employee agrees to participate in the performance management system that the Employer adopted for the employees of the Employer; 5.2 The Employee accepts that the purpose of the performance management system will be to provide a comprehensive system with specific performance standards to assist the employees and service providers to perform to the standards required; 5.3 The Employer must consult the Employee about the specific performance standards and targets that will be included in the performance management system applicable to the Employee; 5.4 The Employee undertakes to actively focus on the promotion and implementation of the key performance indicators (including special projects relevant to the employee’s responsibilities) within the local government framework; 5.5 The criteria upon which the performance of the Employee shall be assessed shall consist of two components, Operational Performance and Competencies both of which shall be contained in the Performance Agreement; 5.6 The Employee’s assessment will be based on his performance in terms of the outputs/outcomes (performance indicators) identified as per attached Performance Plan, which are linked to the KPAs, and will constitute 80% of the overall assessment result as per the weightings agreed to between the Employer and Employee; 5.7 The Competencies will make up the other 20% of the Employee’s assessment score. The Competencies are spilt into two groups, leading competencies (indicated in blue on the graph below) that drive strategic intent and direction and core competencies (indicated in green on the graph below), which drive the execution of the leading competencies. Strategic direc on and leadership People management Program and project management Financial management Change leadership Governance leadersip Moral competence Planning and organising Analysis and innova on Knowledge and informa on management Communica on Results and quality focus

  • Access Controls a. Authorized Access - DST shall have controls that are designed to maintain the logical separation such that access to systems hosting Fund Data and/or being used to provide services to Fund will uniquely identify each individual requiring access, grant access only to authorized personnel based on the principle of least privileges, and prevent unauthorized access to Fund Data. b. User Access - DST shall have a process to promptly disable access to Fund Data by any DST personnel who no longer requires such access. DST will also promptly remove access of Fund personnel upon receipt of notification from Fund.

Draft better contracts in just 5 minutes Get the weekly Law Insider newsletter packed with expert videos, webinars, ebooks, and more!